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I Abstract 
Switch mode DC-DC converters a·re becoming 
increas.ingly prevalent in today's .miniaturized low power 
equipment. This p~per investigates single inductor pulse 
width modulated converter topologies, and the analysis 
tools ~vailable to deal with these circuits. The Boost, 
Buck, Boost-Buck, and CUK topologies are introduced, and 
the large signal operation of each is discussed. 
biscontinuous operation, Duty cycle control, and Current 
mode control are presented as generalized extensions of 
the previous topologies. State S.pace Averaging and 
tinearization is introduced as a method of representing a 
time variant circuit as a time invariant one to facilitate 
small sign~l analysis. Nonlinear time invariant circuit 
models to aid in the characterization of converter 
circuits are derived from the concepts of state space 
averaging . Thes.e models are transformed into spice 
models using the nonlinear dependent source feature bf 
spice. A sample Boost converter is designed using the 
spice models as a tool to· compensate the feedback loop of 
the converter and a comparison is done between the real 
life implementation of the circuit and the predictions 
made by the model. 
l 
I Introduction 
Today's ever decreasing packaging volume requirements 
coupled with the increased use of battery powered 
applications h.as led to a wide spread adoption of switch 
Mode power supplies in many applications. From commanding 
just 17% of the power supply mark~t in 19·79, the s~itch 
mode power supply ~arket has grown to capture 63% of the 
market by year end of 1989.1 Design of these supplies has 
long been considered~ black art left to a vendor with a 
proven track record, while leaving small applications such 
as ori card regulation to single chip power miserly linear 
solutions or expensive hybrid IC switch mode supplies. 
·Recent offerings by semicondµctor manufacturers of new 
control integ_rated circuits and complete "drop in 
solutions" has given the novice a path to the successful 
design of suppltes provided that the semiconductor 
manufacturer's design notes are followed. Many 'Of the 
predesigned integrated circuit solutions reduce the effort 
required to design a circuit at the expense of providing 
less than optimal efficiency and load regulation. While 
the simplification of switch mode power supply design has 
led to increased use, some designers are not comfortable 
using or modifying existin9 circuits which use a 
t~chnology that they do not fully understand. It is the 
author's opinion that much of the reluctance of designers 
1 Electronic Design December 1990. 
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to use switchmode power supplies comes from a lack .of 
understanding coupled with an extensive history of horror 
stories involving these circuits. This paper is intended 
to familiarize· designers with some of the design 
strategies, analysis tools, and circuit topologies used 
for these circuits _so they can be better equipped in the 
design, and selection processes of switch mode supplies. 
As with any regulator circuit, there is a mech~nism 
for controlling the ·flow of energy to the load to achieve 
regulation. Switching regulators store a fixed amoµnt of 
eDergy supplied by the input source in the magnetic field 
of an inductor, and then later release the stored energy 
to the load. Storage and release of energy is governed by 
the circuits switch mechanism. Altering the output 
voltage of the supply is implemepted by regulating the 
ratio of energy storage time to energy release time. This 
differ~ from the regulation mechanism in a linear supply 
which essentially operates as a variable resistive v6ltage 
divider to dissipate unused energy. Switching regulator 
control techniques will all center around the modulation 
of the switch on time to off time ratio since energy 
transfer is governed by the switching modulation method. 
Some ot the modulation methods used are: fixed switch on 
time with vatiable switch off time, fixed switch off time 
with variable on time, and fixed cycle time where the sum 
3 
of the switch on and off time is constant. The latter is 
simply ·pulse width modulation of a fixed frequency clock 
and is by far the dominant method in use today for switch 
mode DC-DC converters. Pulse width modulation (PWM) 
control's key advantage is that the lowest frequency 
component of ripple generated by the switching action is 
constant lending to a simple output filter implementation 
·to achieve low output ripple. However, other modulation 
methods are used to meet special performance requirements. 
Fixed on-variable off time is used by some of the single 
IC regulator solutions offered by IC vendors such as 
Linear Technologies. For example, the quiescent current 
of the LT-1073 is considerably lower than in a typical PWM 
controlled circuit~ Thrciughout this paper we will focus 
on PWM so some definitions are in order. If one defines T 
to be the constant period of the clock and D the variable 
duty dycle of the switch, then switch on time will be 
denoted as ( t 0 n = n·T) and switch off tim~ denoted -as 
( toff :_ (1-D) ·T ) • (See figure 1) 
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SWITCH 
STATE 
/~ 
PULSE WIDTH MODULATION 
DEFINITIONS 
f<J------ ( 1-D l T ----fl 
ON (FF ON 
--+---=====:,~---_;1====================:::=:..1----!=1 ==:.;___-~) TIME T T+DT 2T 2T+DT 
Figure 1 - Pulse Width Modulation Definitions. 
Pulse width modulated switch mode supplies can be 
divided into one of the two follo~ing basic types: The 
Forward Converter Topology where current from the source 
flows from the source into the load during the switch on 
time; and the Flyback topology where energy is transferred 
from the source to the inductor during switch on time~ and 
from the indtictor to the load during switch off' time. 
There is some discrepancy in the literature on these 
definitions especially concerning flyback topologies, so 
the reader should be aware of the use of them when reading 
other literature on the subject. 
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Independent of what topology is used it is of the 
utmost importance to fully understand where energy is 
being supplied from, stored in, and 'dissipated to during 
each portion of the clock. For the purposes of the 
initial discussion of each topology, we will assume that 
there is ener~y ~tared in the inductor at the end of each 
cycle implying that there is current flow through the 
inductor. 
Basic Topologies 
Depending on the topology chosen, converters can 
produce an output voltage which has a magnitude greater or 
less than the input while maintaining or reversing the 
pol~rity relationship between the input and output. The 
Buck converter produces an output whicb is l~ss in 
magnitude, and the same polarity as the input. The Boost 
topology maintains the polarity of the. input, yet produces 
an output magnitude greater than that of the input. A 
Boost-Buck converter inverts the polarity ·of the input, 
but can produce an output voltage with a magnitude above 
or below that of the input. 
6 
I The Buck Converter 
A simplified diagram of a forward buck converter is 
shown in figure 2. As sugges·ted by its nam~, the buck 
converter produces an output voltage which is less than 
the input potential. 
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(A) I 
(B) 
I 
(C) 
I 
(O) 
I 
(E) 
I 
(F) 
V 
IoN L IoFF 
s 
r 1 + Q .0 D C <( VouT 0 _J 
I 
Figure 2 - Buck Converter. 
1 
. - [V - V J - t + I For (0 < t < OT) 
L(t) in out L 0 
1 
. - [V - V J - D T + I When switch opens up at 
L(OT) in out L 0 
[[vin -\~t] 1 10] l - - 0 T + - [V - VJ - (t - D T) L(t) L . out D L 
kin 
1 
ro] 
1 
. -
- V J .,.. 0 T + - [V - VJ - T (1 - D) 
L('f) out L out D L 
1 
. - I 0 := - T [D V_ - V - V ( 1 - D)J 
L(T) 0 L 1n. out D 
:= D V - V (1 - D) Since I is steady state 
out in D 
0 
Figure 3 - Buck Converter Equations. 
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• 
t=DT 
For 
(OT< t <T) 
For 
(t=T) 
.To analyze the large. signal behavior of the cirquit, 
piecewise l.inear analysis techniques will be used in 
.conjunction with making the assumption that the output of 
the supply is an ideal voltage source of magnitud~ Vout· 
If one assumes that the filter cap is large enough to 
maintain an approximately constant output voltage 
throughout a cycle then when the switch is closed at the 
beginning of a clock cycle, the inductor current will 
start to rise approximating a liner ramp as described in 
figure 3A. At the. end of the switch dutycycle, the switch 
opens up defining the maximum inductor current as 
approximately that described in figure 3B. The voltage 
across the inductor will instantaneously reverse ~nd 
increase in magnitude until the voltage across it is a 
diode drop above the output voltage; there it will remain 
clamped as long as there is energy stored in the inductor. 
Energy stored in th~ inductor is now discharged according 
to equation 3C until th·e end of the clock cycle T. Since 
the circuit is assumed to be in a ste~dy state condition, 
the energy stored in the. inductor at the start of the next 
cycle must equal that stored ~t the beginning of th~ 
present cycle. By invoking an inductor current boundary 
condition at the switch turn on point of the second cycle 
[ Io(T-) = Io{T+) ], a solution fdr the output voltage as 
a function of input voltage and duty cycle can be realized 
as carried out in figures 3E and 3F. 
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I The Flyback Boost Converter I 
IoFF 
I 
L I T IoN D ,_...._ I VIN + -
~Q 
I Cl 
s --c <( -- VouT D 
+ I 
_J 
--
/ I 
" 
/ 
" ·. 
Figure 4 - Boost Converter. 
(A) 
[10 1 ] I - + V - t For O<t<DT L(t) in L 
(B) 
L T T] I . - + V - D For t=DT L(DT) 1n L 
(C) 
[10 
1 1] 1 I . - + V - D - [V out - V - \n] - (t - DT) Fo, L(t) 1n L D L (DT < t <T) 
(D) 
[10 + 
1 
T] 1 I . - V - D - [V V - \n] - T ( 1 - D) Fo, ·t=T L(T) in L out D L 
(E) 
1 
I - I 0 := - T [V. - [V + \] ( 1 - D)J L(T) 0 L 1n out 
(F) 
1 
V - V - V ( 1 - D) For f 0 . 
o.ut in 1 - D 0 0 
Figure 5 - Boost Converter Equations. 
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.A flyback boost converter is pictured in figure 4. 
Boost converters use the same four basic compqnents that 
their forward counterparts do, yet produce an output 
voltage which is greater than the input potential. During 
the switch on time interval the inductor -is connected 
across the input source, while during the switch off 
period it is in series with ths source and load. 
Effectively, the potential induced across the inductor is 
added to the input source there by boosting the output 
voltage above the input voltage. Since the inductor is 
across the source when the switch is closed, the inductor 
charging current is simply a linear ramp described by the 
equation in figure 5A. When the switch opens at the end 
of the duty cycle interval t=DT, the energy stored in the 
inductor is at its maximum and the voltage across the 
inductor reverses and rises until the blocking diode 
conducts. At this point, the voltage across· the inductor 
is clamped to (Vout ~ Vin - Vniode) so. the energy stored 
in the magnetic field of the inductor is discharged into 
the load as described by the equation in figure 5C. If a 
steady state condition is assumed where the minimum 
inductor current Io is the same for all cycles of the 
clock; equation 5D can be solved for Vout as a function of 
Vin as carried out in figures 5E and 5F. 
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( A) 
(8) 
(C) 
(D) 
{~) 
(F) 
D IDFF 
s 
I 
V1N Q 
Q 
L C <( VouT D 
I 
I 
I 
I 
I 
V 
_J 
illN l 
Figure. 6 - Boost - Buck Converter. 
[10 ~ t] - + V Fo, O<t<DT L(t) 1n L . 
[10 
1 
T] - + V D Fo, t=DT 
L(DT) 1n L 
1 
[10 T] - + V -' D + [v out ~ \] (t - DT) Fo, L(t) 1n L L (DT < 
[10 T] 
1 
- + V D + [V out 
-
V J - T C 1 - D) Fo, L( T) 1n L D L 
1 [\n 1 - DJ I 0 - T + [Vout - V 0] -L(T) 0 L D 
- V [,-: o] Fo, V - 0 I 0 
ou"t 1n D 0 
Figure 7 - Boost - Buck Converter Equations 
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t 
t=T 
<T) 
l The Boost - Buck Converter 
A simplified boost-buck flyback converter is shown jn 
figure 6. The boost-buck regulator differs from the boost 
topology in that the inductor voltage is not added to the 
input voltage during the energy transfer period. This 
allows the magnitude of the output voltage to span from 
zero to above the. input voltage depending on the switch 
duty cycle. The energy storage phase is the same as th.at 
of the boost converter, so the same equations for inductor 
charging current may be utilized. When the switch· opens 
up at the end of the inductor charging phase, the 
potential across the inductor reverses and is clamped to 
Vout by the charge on the output. capacitor. Consequently, 
the energy stored in the inductor is discharged as a 
current ramp until the end of the clock cycle as described 
by figure 7C. Again assuming a steady state condition fbr 
the minimum inductor current Io, the output voltage can be 
calculated as demonstrated in equations 7E and 7F. 
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Creation of "New" Topologies from Existing Ones 
lCFF 
Q 
< D) 
_J_ Ie>1 D2 Li L2 D2 
vt ~ i D1 C1 D1 Vwr ~ (A) VIN I VIH I 
BLD< I I BOJST 
L1 L2 Q ICFF 
< E > 
_J_ b4 r + C2 L 
181 VIN Ci 
\bJr ~ D Vwr 
VIN 1 
Li L2 
< F) D 
!Cl 
+ 
L 
C2 I 
Vwr ~ 
l 
Ci C2 VD.IT ~ 
I 
Figure 8 - The Creation of the Boost-Buck Converter from 
the Boost and Buck Topologies. 
Although some consider the boost-buck converter to be 
a basic topology it can be thought of as a cascade of a 
buck and a boost converter~ Consider the circuit shown in 
figure 8A consisting of a buck converter feeding the input 
of a boost converter. If one were to synchronize the 
switcihes it can be seen that du~ing switch on time the 
current flows f~om the source to ground via the switches 
(Figure 8B). As discussed before, the only parameter 
which matters when the switch opens is the amount of 
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energy stored in each inductor. The capacitor Cl, located 
between the two converters, does little to alter this. ay 
removing capacitor Cl, and combining Ll and L2 int.a L -a 
non-inverting_ two switch topology emerges (Figure 8D). 
The two switches can be combined into one by observing 
that both are only needed if polarity reversal is not 
desirable. Further reduction can be obtained by noting 
that the current flow in switch two is unidirectional so 
it can be replaced by a diode yielding the boost-buck 
topology as discused betore (Figure BE and SF). If one 
examines the function for Vout previously derived in 
figure 7, one finds that it is the product of the boost 
and buck converter output voltage functions, further 
indicating the relationship between the topologies. 
The CUK Converter · 1 
It can be observed from this discussion that "new" 
converter topologies can be synthesized from combinations 
of the basic boost or buck converter. As previously 
demonstrated, a boost buck converter is simply the cascade 
of two b~sic topologies~ Of particular importance is the 
Cuk converter (Pronounced "Chock". Named- after Dr. 
Slobodan Cuk) which is generated by preceding the buck 
converter with a boost converter; a reverse of the boost-
buck topology (Figure 9A). 
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(A) Q ( C) 
_L L2 Li Ci L2 
I 
51 
~Q 
Ci D2 C2 Vo..rr ~ Vrur ~ VIN I t 
BOOST 11 BUCK I BOOST 11 BLCK 
( 8) ( D) 
Li Q Q L2 Li Ci L2 
52 1' vL Ci C2 Vo..rr ~ ~ VIN I t 
BOOST I I BUCK BOOST I I BLCK 
Figure 9 - The CUK Converter. 
As before, integration of the two topologies starts with 
removing the diode and switch comb~nations by replacing 
them with there ideal switch counte~part~ (figure 9A to 
9B). The second integrating step is observing the energy 
sources and sinks during each s~itch state. During the 
switch ·On period both inductors are being charged, one 
from the source and one from Cl. During the switch off 
period inductor Ll is transferring its stored energy to Cl 
-and inductor L2 is transferring its stored energy to the 
load filtered by C2. The load and the source are 
completely isolated during both period~ of the clock. In 
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this case, it is observed that the filter qapacitor can 
not be omitted since energi stored in it during the switch 
off pe1='."iod i.s required to supply· the second stage when the 
switches are on. By us.ing the previous observations, the 
circuit in figure 9B can l:;>e transformed to that in figure 
9C by moving Cl and combining Sl and S2. The circuit in 
figure gc· charges both inductors during the switch on 
period and discharge.s them during the switch off period. 
However, one functional difference does exist between 
figure 9B and 9C. The polarity of the output is inverted. 
because the reference side of Cl is flipped between switch 
states. 
A 
B 
C 
D 
E 
F 
[' 1 0 
1 t] I - + V For O<t<DT L1(t) i.n L 
[' 10 
1 
T] - + V D F.or t=DT L1 in L 
[' 1 0 
1 
T] 
1 
I .- + \/ - D - [Ve + V - Vin] - (t 
L1(t) in L D L 
[' 1 0 
l 
T] 
1 
I - + V -0 - [V c + V - Vin] - T ( 1 
L1 in L D L 
1 
1 
: = I 
L1 10 
0 := - T 
L [V . - [V + V J ( 1 - D )] .1 n . c D 
V := V 
.C in 1 -· D For V = 0 
D 
I 0 
0 
- OT) For 
(DT < t 
- D) For t=T 
Figure 10 - CUK Converter Equations Part 1. 
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<T) 
A I := [' + [V c - V J ~ 2 t] L2(t) 20 out For (O < t < D.T) 
[
1
20 
·1 
D T] B I - - + [V c V J L2 out L F·o, t=DT 
2 
[' 20 
1 
TJ C I . - + [V - V J - D [V + V 0] (t L2(t) c out L out L 
2 2 
[
1
20 T] 
T 
D I 
-
- + [Ve - V J D - [V out + Vo] ( 1 - D) L2 out. L L 
2 2 
E I - I 
L2 20 
0 ·= [Ve - V out] D - [V out + VO J ( 1 D) 
F V := D V V (1 - D) V (1 - D) 
out C .o· D 
- D T) For-
OT <°t· 
For t=T 
At boun<;:Jr-y 
condition 
Figure 11 - CUK Converter Equations Part 2. 
Now that the CUK topology has been defined, the 
previously used a_nalysis techniques can be applied to 
solve for V0 ut and.the inductor currents. With the switch 
closed inductor Ll is being charged across the input 
source, so the current can again be described as a linear 
ramp defined in figure lOA. To describe the current in 
L2, ~n assumption needs to be made about the voltage 
across Cl. The voltage across Cl should be. relatively 
constant over a clock cycle since it is essentially the 
output filter capacitor of a boost regulator. With this 
assumption ·in hand, the current through L2 is simply 
another linear ramp described by figure llA. When the 
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switch opens, inductor Ll transfers its stored energy to 
Cl. As discussed before, the voltage across Cl is 
relatively constant so the discharge current of Ll can be 
approximated by the equation in figure lOC. Inductor L2 
is clamped adross the output voltage during the switch off 
period, so the energy stored in it is disc~arged as 
described by figure llC. By solving tor the in~uctor 
currents at the end of each cycle, two e~pressions emerge: 
one for, Vc1 as a function of Vin and one for Vout as a 
function of Vc1 (Figures lOF and llF). Combining the two 
expr~ssions yields the input voltage to output voltage 
function described in figure llF. Comparing this with the 
individual functions of the boost and the buck converter 
shows that the CUK converter DC input to output function 
is the prqduct of the two elementary converter input to 
output functions, as one would expect. 
Discontinuous Operation 
Up to this point we have assumed that the inductor 
current never reaches zero before the end of a clock cycle 
which implies that the load. current is sufficient to 
maintain energy transfer during switch off time. As long 
as the load current is great enough to sink the energy 
from the inductor, the average charge on the filter 
capacitor will remain unchanged indidating that the output 
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voltage will remain constant (Figur~ 12A). If the output 
current is decreased to' the point where the incremental 
energy stored in the inductor is greater than that 
consumed by the load; the excess energy will be dumped 
into the filter capacitor causing the output voltage of 
the circuit to increase until a new steady· state output 
power is reached. An increase in steady state output 
,t 
voltage causes the inductor to discharge at a grater rate 
so the inductor current will reach zero before the end of 
the clock cycle as shown in figure l2B. This mode of 
operation is termed discontinuous operation since the 
inductor current flow is no ionger continuous. 
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Figure 12 - Continuous vs Discontinuous Mode Inductor 
Currents. 
It should be noted that determining the mode of 
operation the circuit is in, is of the utmost importance 
when evaluating control loop st~bility since the loop gain 
of the control loo~ depends on the mode of operation. The 
boundary of continuous to_ discontinuous operation is 
termed the critical load current and is defined as the 
load condition that causes the inductor current: to just 
reach zero at the end of a cycle (Figure 12C). 
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Mode. 
Consider the operation of the boost converter 
operating in discontinuous conduction mode shown. in 
figure 13. To analyze the properties of the discontinuous 
mode circuit we will assume that the inductor current 
reaches zero at a point in time located between DT and~ 
defined as xT, and that the load voltage has stabilized to 
some .steady state value define as V0 ut· 
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Figure 14 - Impact of Discontinuous Mode on the Boost 
Regulator Input to Output Voltage Function. 
For discontinuou·s operation the induct.or always 
starts charging from a totally discharged state since all 
stored energy is expelled within each ~ycle of the clock. 
As .a result, the inductor charging current becomes a 
simple function of duty cycle and input voltage 
( figure 14A) . When the switch opens up the inductor 
discharges at a rate controlled by the difference between 
the input and output voltages described by the equation in 
figure l4B. ·By integrating the inductor current over the 
time which current is flowing to the output a solution for 
the output current as a function of dutycycle, input 
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voltage, and time point xT is obtained. The arbitrary 
time ·point xT is simply the solution of equation 14B for 
IL(t)=O. Combining equations l4D and 14E and solving the 
quadratic for Vout yields the discontinuous output voltage. 
function in equation 14F. An insight into the consequence 
of discontinuous mode operation can be seen by comparing 
equation 14F to the· continuous case output equation. For 
the continuous case the output voltage is only dependertt 
on duty cycle while for the discontinuous case the output 
voltage ts a function of· the load, inductor value, clock 
~eriod, and duty cycle. 
Current Mode control 
Up until now we have assumed the presence of a 
feedback loop which adjusts the pulse width of the switch 
to achieve output voltage regulation. Figure i5A shows a 
boost-buck regulator with such a voltage feedback loop. 
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Figure 15 - Boost-Buck Regulator with a Voltage Feedback 
Loop. 
The feedback loop consists of an error ,amplifier which 
feeds a correction signal to the pulse width modulator to 
correct for a difference between the output and the 
desired output or reference. For a .constant output load 
and input condition, the switch will remain at a constant 
duty cycle o1 a!}d consequently the peak inductor current 
will remain constant at Ipo (See figure l5B). If the 
input voltage is suddenly increased then the energy stored 
in the inductor must rise to a new value Ip1 and the 
output vbltage must also rise unti.l the feedback loop 
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responds, many clock cycles later, by decreasing the duty 
cycle to reduce the energy stored in the indtictor. Since 
the source and load are disconnected during the energy 
storage and transfer periods, the energy transferred to 
the load. must have been completely stored in the inductor 
at one time (See figure 15C). With this in mind, it 
~tands to reason. that controlling the peak inductor 
current in a boost-buck regulator is equivalent to 
controlling the output voltage for a given output load 
condition. If the voltage control loop were eliminated 
and replaced with a circuit which always charges the 
inductor to a preset value on every clock cycle th~n a 
change in Vin would no~ produce a change in V0 ut since the 
energy stored in the inductor is constant (See figure 17). 
Of course this is assuming that the output load condition 
is constant. 
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Feedback. (Current Mode) 
Unfortunately load conditions do vary, so the· 
previous concept must be integrated into a circuit which 
cont~ols both peak inductor current and output voltage. 
The regulator shown in figure 16 has a secondary feedback 
loop which controls the peak inductor current on every 
cycle as a function of the error voltage generated by a 
primary voltage control feedback loop. The peak inductor 
current is fixed for a given set of output load conditions 
by the secondary current feedback loop. Regulating the 
peak inductor current inside the voltage feedback loop is 
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termed current mode control. An error signal, 
representing output voltage error generated from the 
voltage feedback loop, controls the peak inductor current 
and therefore the peak energy stored in the inductor. If 
Vin should change, the current feedback loop compensates 
by turning the switch off earlier or later depending on 
the polarity of the disturbance. Current mode control can 
be viewed as regulating the internal magnetic state of the 
system by using the inductor current state variable as a 
source of feedback. One benefit of controlling the peak 
i.nductor current on a cycle. by cycle basis is that cycle 
by cycle current limiting can easily be added to a current 
mode regulator by limiting the current feedback reference 
signal. Cycle by cycle current limit can be used to 
prevent.inductor saturation. Inductor saturation can be 
di~astrous since the irtcremental inductance of a non air 
·core inductor decreases to a near core-less value during 
saturation. A sharp decrease in inductance leads to a 
rapid increase in inductor current since the inductor is 
across a voltage source with a very low series resistance. 
The rate of rise of switch current is inversely 
proportional to the inductanc~, so decreasing the 
inductance results in a runaway rise in in~uctor and 
therefore switch current. High current stress of the 
switch leads to semicondµctor reliability limitations and 
conse.quently should be avoided at all costs if futl.;lre 
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component failures are to be avoided~ Converters using 
current mode co.ntrol may have their outputs paralleled 
without the fear of one supply current hogging. This 
often is a requirement for high reliability systems. 
Current mode control is not without some problems. 
When used in the boost topology duty cycles must be 
limited to less than 50% in order to prevent sub-harmonic 
instability. Sub-harmonic instability is a oscillatory 
effect which occurs indep~ndent of the pres~nce of the 
primary voltage feedback loop. Con~ider the operation of 
the open loop current mode boost converter in figure 17. 
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Figure 17 - Boost Regulator with Current Mode Feedback. 
The ·waveforms shown look reasonable as derived from simple 
energy transfer methods but deficiencies are hidden in 
this type of analysis. Complication~ begin to show up if 
one inserts a small one cycle lortg glitch in the inductor 
current and follows the added current through successive 
cycles of the clock. The glitch can be viewed as a change 
in inducto.r charging slope perhaps caused by a disturbance 
in Vin which causes the inductor current at the end of the 
clock cycle not to equal the inductor current at the 
beginning of the qycle. 
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Consider the ·wavefonn shown in figure 18 where the 
inductor current relative to the minimum steady state 
inductor current is plott~d against time. The first cycle 
displayed shows the inductor ch~rging from Imin to the 
peak current set point Imax with a slope of m1 and then 
discharging from Imax to Imin with a slope of m2 • On the 
second cycle the glitch energy is added to alter the 
charging rate so the inductor charges with a slope of 
{ml+ del} where delis caused by a glitch added to the 
supply of the regulator. For the case shown, the glitch 
causes the inductor to reach Imax earlier than expected. 
The inductor now discharges until the end of the clock 
cycle to a lower current than from which it began. The 
current is plotted as relative to "ideal current" so the 
graphed current at the end of each cycle is the glitch 
curr~nt for that cycle resulting from the initial glitch 
during the second cycle. Figure 19 provides a magnified 
view of the ind~ctor current on the second cycle of the 
clock. Successive cycles of the clock depict the 
propagation of the glitch energy added on cycle number two 
through the next eight cycles. If we evaluate. th~ glitch 
at the end of each clock interval it is obvious from 
figure· 18 that the inductor. current is unstable for this 
condition in view of the glitch energy growing from one 
cycle to the next. 
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If we change the duty cycle of the regulator to 33%· 
as shown in figure 20; and again insert the glitch energy 
on cycle number two., a different result is uncovered. The 
added glitch energy decays to zero over the next few 
cycles of the clock. A dramatic difference between the 
66% duty cycle case and the 33% duty cycle case is 
demonstrated by the need to plot the glitch energy at ten 
timei its actual value for the 33% case to even see its 
effect on successive cycles. For the 33% duty cycle case 
the added glitch energy decays instead of growing as it 
did be.fore which indicates that the system is stable. 
A more quant:itative solution to the problem can be 
obtained by assigning the notation dn as the current 
glitch magnitude on clock cycle number n and dn+k as the 
magnitude of the initial glitch current after k clock 
cycles from n. One ca·n develop a open form expression for 
the glitch current by inserting the initial glitch on 
cycle n and developing an expression for the glitch size 
ori cycle n+l, n+2, ···, and n+k as done in figures 22C-
22G. A closed form expression for the glitch current can 
be realized by substituting equation 22C into equation 22H 
and reducing the infinite sum as demonstrated in equation 
22H. 
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Derivation. 
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The closed form expression in figure 22I indicates that 
the glitch curren~ decays for the condition of the time 
rate of inductor charge current greater than the time rate 
of disch~rge. In the opposite condition the glitch 
current grows leading us to the conclusion that the system 
is unstable. 
Intuitively one can translate ths inductor charging 
slop~ boundary condition (m1 = m2) to the condition where 
duty cyGle equals fifty percent (D-0.5}; therefore a 
current mode boost regulator operating in continuous 
conduction mode is unstable for duty factors greater than 
fifty perdent {Figure 23). This finding concurs with the 
previous graphic example. It should be noted ·that this 
condition does not occur if the regulator in operating in 
discontinuous mode. 
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Fortunately there are ways to alleviate subharmonic 
instability without limiting the duty cycle of the 
regulator to less then fifty percent. A technique kn6wn 
as slope compensation modulates the current feedback 
loop's peak inductor current set point as a function of 
switch duty cycle. This is accomplished by deriving a 
ramp from the clock and adding it to the sensed inductor 
current or to the voltage error amplifier output. Some 
integrated con:trollers such as the National LM1577-xx 
provide slope compensation within the IC whjle others 
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require the user to add peripheral circuitry to accomplish 
the task. 
Analysis Techniques 
At first look one might be tempted to consider a raw 
transient analysis approach using a generalized analysis 
program such as Spice for the analysis of switching 
regulator circuits. The drawbacks of this approach are 
that simulation times will be excessive and the stability 
of. the control loop is often ignored due to. the neglect of 
small signal analysis. Spice ca_n only perform a small 
signal analysis in one state of the tircuit at a time 
Onless sbmething is done to. generate a circuit model which 
repr~sents both states in one circuit. 
It soon becomes obvious that more than one analysis 
technique may be required for every design. One technique 
is needed to determine the large signal state. of the 
magnetics while another is needed to determine the 
stability of the feedback loop(s), irtput impedance, and 
output impedance. Small signal approaches must somehow 
combine the small signal -odels of t~e various switch 
states into one simulateble model which can be used to 
predict control loop stability. To be of any use, a 
solution must characterize the input to output path a$ 
well as the duty cycle to output of the circuit under 
38 
study. Modeling and analysis techniques must provide 
design insight into the circuit operation as well as solve 
the problem at hand. In the quest for accurate design 
tools the need for non-laborious solutions must not be 
overlo,oked. 
State Space Averaging 
State space averaging is a technique which is an 
extension of state variable analysis techniques used in 
linear circuit analysis. Let us first consider the state 
variable analysis of the linear time invariant LCR circuit 
shown ih Figure 24A. 
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Figure 24 - Linear LCR circuit with Conventional and State 
Notation. 
By writing a loop equation for V0 ut and a node equation 
for IL one can rearrange the terms of each equat~on to 
_solve for the derivatives of the inductor _state IL and the 
capacitor state Ve (See figure 25A and 25B). This now can 
be written in the general form shown in -figure 25C where 
vector X represents the states of the two energy storing 
elemen_ts, vector U represents the input ( s) to the system, 
matrix A describes the sourceless properties of the 
network, and matrix£ describes the reaction of the system 
to the source v~ctor. A solution for the state variables 
of the system may be solved for by converting the 
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derivatives to a Laplace transform representation and 
applying the manipulation shown in figures 250 and 25E. 
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Figure 25 - Linear State Analysis of a LCR Circuit. 
In most cases the state variables are not the 
variables of interest so a method to obtain the desired 
output variables is needed. The desired output variables 
represented by Y{S) in figure 24C and 25F are simply a sum 
of the state variables X{S) and the input source vector 
U{S) weighted by the matrices C and D. 
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In order to apply the previously described technique
 
to any system, the state variables must be a continuo
us-
linear function of time~ Obviously switching regula
tors 
meet this criteria within each condition of the swit
ch 
since they are combinations of linear circuit elemen
ts, 
but fail to meet the criteria across switch transitio
n 
bbundaries. If one ·were to separate the system into
 
equivalent linear circuits for each condition of the
 
system; the state variables within each time cell of
 these 
linear circuits could be solved for in a piecewise· m
anner 
using the previously mentioned techniques provided t
hat 
the bouDdary condition between ~ach switch condition
 is 
known (See figure 26). 
Generalized state equations for n time periods 
within a period kT (k>=O 
note that there are n unique A and B matrices pairs 
one 
for eabh state of the system. 
x' (t) ~ A1x (t) + B1u (t). 
x' (t)= A2x(t) + B2u(t) 
x' (t) = A3x (t) + B3u (t) 
x' (t)= Anx(t) + Bnu(t) 
• • • 
{k1 < t < kT+t1-} 
{kT+t1+ < t < kT+t2-) 
{kT+t2+ < t < kT+t3-} 
{kT+tn-1+ < t < (k+l)T-} 
Figure 26 - Generalized. State Equ~tions for an Switc
h 
Condition Network. 
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-Solving the separate state equations at each boundary 
condition for every clock cycle would become a computation 
intensive task which negates the original intent of 
modeling the system to allow classical small signal 
analysis techniques to be utilized. Since the switching 
tegulator is discontinuous by its nature, it is necessary 
to force the system into a continuous repr~sentation by· 
ignoring the ·switching components pres~nt in the state 
variables. In short, we are only interested in the value 
of the state variables X(t) just before a change in system 
condition such as a switch transition point. 
For initial discussion sake, let's consider the case 
of a system with two switch states (n-2). If we redefine 
the switch condition time intervals { t1, t2,-·tn} shown 
in figure 26 as percentages of the periodic interval T; t1 
on the kth cycle would be denoted { d<l,k>T }. Two state 
equations are now needed to describe the system, one for 
each switch condition. The first .. state equation describes 
the system during the time period d<l,k>T, where the 
switch is closed while a second state equation is needed 
for the time period ~<2,k>T = { 1 - d<l,k>T }, where the 
switch is off. Matrices A1 and B1 describe the system 
while the switch is on and matrices A2 and B2 describe the 
system when the switch is off. In order to merge the two 
state equations into one, we must ignore the switching 
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components pre$ent in X(t) which implies that we are 
sampling X(t) just before the switch transition points but 
not during the adtual transition where a discontinuity in 
the signal. is known to exist. We can consider X(kT) and 
X((k+d)T) to be a sampled data representation of a 
continuous version of X(t) ·with samples at the beginning 
of the respective interval; whether it be the switch 
opening or ·switch closing interval. Two state equations 
may now be written in figures 27A~p using the sampled 4ata 
signal in place -of· the previously used c-ontinuous signals 
X(t) and U(t). If we assume that the clock intervai Tis 
much smaller than the smallest period of interest desired 
from the .a~alysis, then the d~rivative of the discrete 
state variables X.(kT) and X(kT+dT) may be approximated by 
calbulating the slope with respect to time between samples 
(figures 27E ·and 27F). 
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d 
- -(A) 
-
X(t) - A X(t) + B U.( t) For k T t < (k + d) T 
dt 1 
Where k is the cycle number 
d 
-· (B) - X(t) - A X(t) + B u.(t) For (k + d) T t < (k + 1 ) 
dt 2 2 
Two State equoti ons one for each switch condition 
d 
(C) - X(K T) 
df. 
----
A X(k T) + B U(k T) 
1 
Evaluated at 
beginning of cycle k 
T 
d 
(D) - X((k + d) T) 
dt 
-------
A X((k + d) T) + B U((k + d) !) 
Evaluated at end 
duty cycle k 
2 2 
(E) d 
- X(K T) 
dt 
·[x C Ck + d) T) - x ( k T )] 
. d T 
Slope at beginning 
of cycle k ·---. 
(F) d 
dt 
~ 1) T) 7 X((k + d) 
X((k + d) T) 
(1 - d)T 
Aprox~mate derivatives of X 
SI ope at end of duty 
cycle k 
Figure 27 - Sampled Data State Equations. 
Inserting the approximated derivatives into the 
generalizeq state ·equation for each switch condition and 
ch~nging the dependent variable time to the sample time 
generates a state equation for each switch condition on 
the kth cycle as detailed in f·igures 27E and 27F. 
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-(A) X((k + d) T) - .X(k T) 
[\ X(k T; + ~ U(k T)] Switch closed evaluated beginning 
of the cycle d T 
-
-
-
(B) X((k + 1) T) - X((k + d) T) 
[\ X( (k t d) T) t ~ U( (k + d) T)] a 
(C) 
(D) 
(1 - d)T 
-
Switch open evaluated at the 
beginning of the duty cyc·le 
X( (k t d) T) : = d T [\ X(k T) + ~ U(k T)] t X(k T) 
X((k + 1) T) . ( 1 - d) T [\ X((k + d) T) t ~ U((k + d) T)] t X((k t d) T) 
Figure 28 - Sampled Data State Equations. 
By choosing the beginning of the clock cycle as the 
reference point and applying the manipulations in figures 
28A and 28B; an equation representing the value of the 
sampled state variables on the next clock cycle as a 
function of the current clock cycle is formed in figure 
28C and 28D. The equation in figure 29A has terms which 
are first and second order functions of the clock period T 
that we have already assumed to be small compared to the 
period of interest. By setting second order· time terms to 
zero and approximating the source vector U at time (k+dT) 
with its derivative in equation 29B, a function which 
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describes the state difference between successive cycles 
emerges in figt1res 29C and 29D. The expression in .figure 
29D is obviously the original approximation of the 
derivative of the state variable X(t) eva;I.ua_ted from the 
sampl~s at k. It should be reiterat·ed that this· is an 
approximation which holds true as long as Tis small 
compared to the period of the input signal U(t) and the 
yet to be defined du~y cycle signal d(s). 
Comparing the equation in figut"e 29D to the general 
form of a state equation f o·r a continuous system 
previously introduced in figure 25C, one can see the 
similarities between the two cases. New matrices A and B 
are formed which are a ·weighted sum of the matrices Ai, 
A2, Bi, and B2; previously defined for each switch 
condition (Figure JO). 
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(A) 
(B) 
(C) 
----- .- [(l - d) T -;2 d T -:, X(k n] t [c, 
X((kt1)T) 
- d) T -; d T ;- U ( K · T )] 
2 1 
U((k t d) T) 
+ [( 1 - d) T ~ X(k T)] + [( 1 - d) 
....;... - --
T ;- U((k t d) T)]' 
2 
t d TA X(k T) t d T 8 U(k T) t X(k l) 
1 
d T ~ U(k T)] 
dt 
[~«k • , ) T) - X(k r)J , = [(1 _ d) T ~ X(k T)J . [(1 _ d) T ~ U(k nJ ... 
+ d TA X(k T) + ~ T 8 U(k T) 
State side Source side 
X((k + 
( D) [ . . 
1 
) : ) - X ( k T)] = X ( k T) [ ( 1 ~ d) ~ + d \] + U(k T) [(1 - d) ~ + d ~] 
Figure 29 - State Equations for a Two Condition System. 
Coefficient matrice.s for state space averaged system. 
A Aid+ A2(i-d) 
B Bid+ B2(i-d) 
Figure 30 - State Space Averaged M~trix Definitions. 
The result demonstrates that the c.ontinuous state and 
source matrices are functions of the matrices associated 
with each switch condition weighted by the time the 
respective switch condition is valid. One can now easily 
expand this to include more than two switch conditions as 
presented .below in figure 31. 
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CA) -
- -
CB) 
CC) 
CD) 
Three switch conditions 
- - - -
B .- B ·d + B ·d + B3-[1 - d - \] 1 1 2 2 1 
- -
_.... 
_.... j= 1 :to n-1 
A . - A ·d + A ·d + + A ·d. + A 1 I:>. ··- -1 1 2 2 n-,,-1 n-1 n J n switch 
j conditions 
-
_.... 
__j,,.· 
-
B ·- B ·d + B ·d + + B ·d + B 1 I:d. . -
1 1 2 2 n-1 n--1 n . . J 
j 
Figure 31 - State Space Averaged Matrix Definitions 
Extended to 3 and n Switch Conditions. 
Up until now we have considered X(t), U(t), and d(t) 
to be continuous but not necessarily linear. In order to 
use analysis techniques such as Laplace transforms th~ 
signal must be linearized around a point of interest much 
in the same way small signal parameters for a bipolar 
transistor are a linearization of a nonlinear device 
around a point of interest design·ated as the bias point .. 
For the case of a switching regulator, the bias. point also 
includes the duty cycle of the converter which must first 
be calculated from large signal mod~ls. 
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(A) 
(B) 
(C) 
X : = 
d .... 
-· X 
dt 
Smal I signal representation of X, U, and D 
Si gna I = Bi as Point + Sma 11 s i gna I 
u := 
State $pace averaged general st~te equqtions 
.... .... • _. ...;.a .... 
-
_.... 
...... 
-
. - A X + B u A . - A D + A (1 - D) B . - B 
l 2 1 
D 
:t [X: + :] . [\ [DO + d] + \ [1 - DO - d]] [X: + : ] 
t [~ [°a t d] + ~ [1 - °o - d]] [~ + :J 
+ 
-
B (1 - D) 
2 
Insert the sma I I 
signal variables 
into the general 
state equation 
Figure 32 - Application of Small Signal Approximation to 
the Nonlinear System. 
To linearize the system consider the general form of the 
state equations and redefine the state variables and 
source variables as the sum of .a.small signal part and a 
bias point as defined in figure 32A. 
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(A) Sma I I s i gna I representation of X. U. and D. 
d 
dt 
(B) 
d 
dt 
(C) 
d 
dt 
Remove secondorder sma I I s i gna I product terms .. 
[~ :J + . -
[X Q + x] -
[XO + X] -
[\ - dJ] X: ... [DO + d] + A [1 - D .2 0 
. 
. 
[~ - - dJ] -+ [DO + d] + 8 [1 - D u 2 0 O· 
[;- o+ -
- °oJ] - [;- D + ;- - °o]] + A [1 X + [1 1 0 ~ 1 0 2 
Recombine bias and smal I si.gnol terms so as 
to recreot~ the general stqte spa~e averaged 
equation plus ah oditionol· term. 
[:- D + 
-
°o]] A [1 - [>.< + X] · 1 0 2 0 
[- -
- °o]] + B D +· B 2 T1 [u O + u J 1 0 
+ [[\ + \] X + [~ + e:J \] d 0 
Redefine the state eq~o~ion using the 
old definition~ for A. but odd the 
term E to repr~sent the duty cyc·i e port. 
- - -A [X 0 + X] + B [u o + UJ + E d 0 0 
-
u 
- [\ - °oJ] - [~ --- Do]] Where A - D + A [1 - and B - D + B [1 -0 0 2 0 0 2 
Figure 33 - Small Signal State Equations. 
Substituting this into the general state .equation yields a 
general form of the system in figure 33C. Note that 
products of small signal terms are ignored since it is 
assumed that the small signal part of each component is 
small compared to the bias point. By rearranging the 
equation to force it to look like the general state space 
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averaging equation for a nonlinear circuit it becomes 
easier to understand the significance of each term 
(Figure 33B). It can be s~en that the small signal part 
of X and U both under go the same transformation as in the 
case of the non-linear system, but added to the response 
is a term which is dependent upon the small signal 
variation of the duty cycle signal D(t) (Figure 33B). A 
new gen~ral state equation appears which has three 
components, though two are identical to the non-linear 
case. The new component is defined as matrix E, and 
represents the systems response to small signal changes in 
duty cycle (Figure 33C)~ 
Now that a linearized representation exists, Laplace 
transforms can be used to rearrange and solve for state 
variables X as a function of input and duty cycle as 
described below in figure 34. 
d 
- - - -
CA) - X . -
·dt 
A·X + B·U + E·d 
CB) - --- ---- --- ----
s·l·XCs) := A·XCs) + B·UCs) + E·dCs) 
CC) -1 
XCs) ;J -·B·UCs) + 
Convert to Splane 
----
·E·dCs) 
Figure 34 - Small Signal State Equation Definitions. 
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V(S) 
IN 
STATE SPACE LINEARIZED 
REGULATOR 
X(S) 
- -A B E 
0(5) 
Q(S) F(S) 
FEED-FORWARD FEED-BACK 
V(S) = X(S) 
OUT 1 
Figure 35 - Flow Diagram Depicting Feedback and 
Feedforward Control. 
With the switching portion of the regulator 
describedi the regulator control loop needs to be added to 
the mathematical representation to complete the system. 
If the duty cycle control signal D(s) is formed form a 
general feedback model as shown in figure 35; D(s) is a 
function of the input vector and the state vector of the 
system. For a simple system where V0 ut is the capacitor 
state and Vin is the only component of the input vector 
then the control path from Vin(s) to D{s) is feed--fo~ard 
control, and the path from V0 ut(s) to D(s)· is feedback 
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control. By defining a gain matrix Q and Fin each path a 
general feedback/forward model can be obtained. 
(Figure 36). This model describes the basic small signal 
function of the switching regulator. 
CA) 
CB) 
Duty cycle= Network state+ Input 
- Feed back + Feed forward 
dCSl .- FCSl·XCS) + QCS)·UCS) 
Where 
Duty cycle control signal 
FCS) := C ) Q(S) ·"'" C ) UCS) . - [ J XCS) . - [ J 
-'-1 
XCS) .- [s 1 - ; - i-FCs;] . [; + i-Qcs;]ucs; 
Solue for the state uariables 
Figure 36 - General State Space Averaged and Linearized 
System Representation. 
Extending State Space Averaging into a Computer Model 
Although state space averaging yields a small signal 
solution, it does so at the expense of simplicity. We can 
h6wever use the success of state space averaging to 
intr.oduce a less cumbersome analysis method. 
State space averaging remov~s the switch from the 
circuit by redefining th~ inductor currents and capacitor 
voltages as weighted averages dependent on duty cycle. At 
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the circuit level removal of the switch could be 
translated into removing the switch and replacing it with 
dependent current or voltage sources to mimic the average 
in circuit terminal conditions of the switch. 
( A ) 
VI 
( B) 
. VI 
IL I ( C) IL I=IL ) ~ ) --4 
1' LT TIME PERIOD i i C VI OT TD T Cl 
VIND Ve ~ VIND Ve 
I 
_J 
I VIND -Ve I I 
IL TIME PERIOD ( D) IL 
) 0 TD OT ) 
~ 
T 
I=O 1' 1' (1-D)IL Cl VI < Ve Ve 0 VIND ...J 
I I 
VIND= 0 
Figure 37 - Switch Replacement Model for a Boost 
Converter. 
Continuous Mode Boost Converter Model 
Cl 
~ 
_J 
Cl 
< 
0 
...J 
Consider the.operation of the continuous mode boost 
conv·erter shown in figure 37A. When the switch is 
activated over the duty cycle time o to DT, the inducto~ 
node voltage VrND is zero and the current I, into the 
5.5 
output capacitor, is zero as shown in figure 37B. During 
the switch .rest interval DT to T, the inductor node 
potential i$ equivalent to the voltage across the output 
capacitor Ve, and the swit.ch current is equivalent to the 
inductor current IL (Figure 37C). From this analogy the 
time averaged inductor node voltage is: 
and the time averaged. switch to output node current is: 
I = [ l:L • ( 1-D) ] • 
These average switch terminal conditions can be preserved 
in absence of the switch by inserting a voltage controlled 
voltage source in series with the inductor which is 
dependent on the output voltage, and a current controlled 
current source in parallel with the output capacitor which 
is dependent on the average inductor current (See fig~re 
37D) . 
The model presented in figure 37D is non linear; 
consequently conventional circuit ~nalysis techniques can 
not be used without linearizing the nbn linear dependent 
sources. Fortunately the circuit shown in {igure 37D can 
be si~ulated using the nonlinear dependent source feature 
of Spice or in this case Pspicel. (All furthe~ references 
to Spice will refer to the Pspice version 3.08 
1 Pspice is a registered trademark of Mi.crosim Corporation. 
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\ __ 
implementation of Spice). A spice model of the equivalent 
circuit in figure 37A is shown in figure 38 where the duty 
cycle Dis modeled as Vo and the ESR of the capacitor and 
indtictor are also included in the model. 
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+ 
SWITCH MODEL 
VIL 
RLS Li c3 , av 
( 2) + 
( 5) 
( 4) 
VIN 
+ Ei i Fi 
Ci I 
RLOAD V 
OUT 
( 9) 
+ 
VD 
R2 
1 
IO l 
I 10 l 
+ 
VDNE 
-lV 
DUTY CYCLE 
PORT 
* 
.PROBE 
( 0 ) 
.AC oct 5 lHZ 40E3HZ 
.DC LIN VD O .9 .01 
* Iriput Source 
Vin 1 0 5 
* Inductor model 
RLS 1 2 .0001 
Ll 2 3 220U 
VIL 3 4 0 
* 
* Voltage at switch node 
* Vcap (1-D) 
F 1 = I( VrL) * I ( VoNE ) 
Ei= V(s,o) * V( 10,9) 
V (10,s) = ( 1 - V0 ) 
El 4 0 POLY(2) (5 0) (10 9) 0 0 0 0 1 
* IL (1-D) 
Fl O 5 POLY(2) VIL Vone O O O O 1 
* Cl 5 6 lOOU 
Resr 6 0 . 2 
RLoad 5 0 15 
* * Duty Cycle Port Model D = Vd 
VD 9· 0 .667 AC .001 
R2 9 10 1 
Vone O 10 -1 
.END 
Figure 38 - Spice Model of a Continuous Mode Duty Cycle 
Controlled Boost Regulator. 
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A demonstration of the continuous mode model is shown 
in figure 39' where a DC sweep w~s used to obtain the DC 
output voltage, input curreht, and load current as a 
function of duty cycle. The small signal gain and phase 
of the regulator from the duty cycle port to the output is 
shown in figure 40 was obtained by a AC analysis with the-
dut_y ~ycle generator set to 0.66 voe (66%). 
Boost converter model for continuous mode RL=150 
Date/Tim~ run: 04/15/91 01:10:57 Temperdture: 27
.0 
,, 00 +----- -- -+---.-----+-- - -- - ---+-,-- -----+-- - ------+- -- -- -- -+-- _, __ - ---+- --
-- -- --t 
, 
'I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 Om+---- - - - -+-- ------+-- - -- -- -+-- - -- ---+- - - - - - ---+-- - - --- -+- --- - - - --+-- - -- - - --
t 
c - i ( v i n) • i ( r I oad) • . 1 • 1 
50 +- --- - - --+-- ------+-- - - - - - -+---- ----+-- - ------+- -- - - ---+-- -- - - - --+- __ , __ -- --f 
I 
0 +-- -- - - --+----- - --+-- - - - - --+-- - - - - - -+- - - - - ----+- - - - - ---+- - - - - - - --+- --
-- - ---t 
1 OOmV 200mV 300mV 400mV 50QmV 600mV 700mV 800mV 900mV 
C V( 5) • 15 VO 
[V(5) = output voltage], (VD= duty cycle], 
[I(VIN) ~ input source current], 
[I(RLQAD) = Load current] 
Figure 39 - Boost Converter Simulation. 
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Boost converter model for continuous mode RL=150 
Date/Time run: 04/15/91 01:10:57 Temperature: 27.0 
1 OK+--------- ------t--------------+---------;..-.;..'""-+--------------+-.,...--- - _ --- -. --+ 
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I 
I 
10+ + I 
I 
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I 
I 
I 
I 
I 
I 
I 
I 
I 
10m+---------------t--------------+--------------+--------------+--------------+ 
c v(5)/v(9) • 1 
0 ----------- - ---+------ - -- -----+-- - - - -- __ ._ ----+ 
I 
I 
I 
_I 
I 
I-
I 
I -
I 
I 
I 
I 
I 
I 
I 
I 
-100 · + 
W.-
I 
I 
I 
I 
I 
I 
I 
I 
I 
-200+ t 
I 
I 
I 
I 
- - I 
I 
-250 +- -. ---- - - - -----t- -- - --- -- - - - _ -+--- ------- _ - --+---- -- __ -- ----+- _ -- ____ ------+ 
1 . Oh 1 Oh 1 OOh l. OKh 1 OKh 1 OOKh 
cvp(5) a-180 •-90 Frequency 
V(5) = output, V(9) = Duty cycle port 
Figure 4D - Pspice Boost Converter Gain and Phase Plot. 
Discontinuous Mode Boost Model I 
Unfortunately, the previously described model is only 
valid for continuous operation, nevertheless one can 
derive a similar model for discontinuous operation by 
writing .equattons to describe the switch terminal 
conditions- for discontinuous operation (S~e figure 41A-
41C) • 
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IL TIME PERIOD 
(A) ) 0 TODT ( B) IL I=IL ~ 
I•O T ~ r Til'E PERIOD r r Vr Ve ~ 0 Vr DT TO ID+D21T Cl VrND _J Ve < 0 
I VIND _J VIND= Ve I 
VIND· 0 
( C) IL· o ( D) IL ) ) 
~ 
THE PERIOD I•O T i Vr ID+D21T TOT Ve 0 VI IrN < Cl 0 Ve < _J 0 
I 
_J 
PROPOSED MODEL 
Figure 41 - Discontinuous Mode Switch Terminal Conditions. 
Discontinuous operation adds a third equivalent 
circuit shown in figure 41C to the system describing the 
system when the inductor current is zero. The additional 
condition leaves no current flowing in either switch 
implying that the condition, and consequently the average 
circuit, must be modeled using a norton equivalent for the 
inductor side of the switch as shown in figure 41D. 
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(A) I 
L(t) 
(B) 
I 
L(t) 
(C) I 
L( t) 
- [v; n 1 Tl - D L 
- o. 
For- 0 <.t < D T Inductor- charges fr-om ze~o 
lhductor- dischar-ges For-
1 
(Vout - Vin) (t - OT) [D T < t < [D ·T + D 
L 
For- [D T + D T] < t < T Di scont i nuou.s 
2 cur-r-ent zone. 
lout 
1 T 
: = ~ I OT [ 1t( t >] dt [D T] Induct.or- output lout := Vin D ~ cur-r-ent. 2 2 L 
(D) 
(E) 
(F) 
(G) 
D 
2 
Lovg 
Lovg 
D. is the point ·wher-e IL is zero. 
2 
1 T 
; IO [IL( t)] dt Lavg Lmax 
2 ·2 ] Vin D T 
2 L (Vout - Vih) 
I out . [ 
Vin
2 
o
2 
T 
(Vout - Vin.) 
Figure 42 - Discontinuous Mode Average Terminal 
Condi tio.ns. 
2 TJJ 
To derive the dependency of each sou~ce in the model, 
we have to define an average inductor current ILavg for 
the purpose of modeling the input side of the switch, and 
~n average output current lout to model the output side of 
the switch. Before this can be accomplished, an 
expression for the inductor current IL(t) must be de-rived 
for the inductor charging interyal {Oto DT }, the 
inductor discharging interval { DT to (D+D2)T }, and the 
discontinuous interval { (D+D2)T to T} (Figures 42A-42C). 
ILavg is found: by integrating IL(t) from o to T, and lout 
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is found by integrating IL(t) from DT to T (Figures 42D-
42G). With the source dependencies known, the model is 
comp1eted by inserting them into there respective places 
as shown in figure 43. 
VIL 
RLS Li ov (3) 
(1-) 
(5) 
(2.) + r + 
·' 4) 
Ci 
G2 G1 ( 6) RLDAD VIN t i VouT 
IO> 
RESR 
(9) (10) 2 2 
G1= V2,o '·D·T + R2 VONE 1 2•VS,2• L Vo 
-1V f',OTE. D•Vl9, 0 l 
( 0) + 2 
2 2 V2,o •D•T V2,o·O·T 
DUTY CYCLE G2= + 2•L 
PORT 2• V 5, 2 • L 
Figure 43 - Discontinuous Mode Model. 
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(A) 
(B) 
(C) 
(D) 
( E.) 
(F) 
(G) 
(H) 
Modeling Current Mode Control 
L 1 t] I . - + Vin For O<t<DT L(t) L 
[,o 1 ,] 1 For I - + Vin - D - (Vout - Vin) (t - OT) (DT < t <T) 
L ( 1:) L L 
1 s: 1 - D lout - C'L-1(t;J dt lout - ( 1 ~ D) I + (V i·n D T) T T 0 2. L 
Where lout IS the average 
lout Vi.n D T I - current leaving the inductor 
I . - 0 "Lmi n an-d 10 IS the minimum inductor 
0 1 - D 2 L current. 
1 s: [' out ] Average Inductor - [I L(t)] dt I - current. Lavg T Lavg 1 - D 
P·eak Inductor current 
Lmax L(DT) 
I : = [I 
Lmax 0 
+ Vin 
Ve 
[, Lmox 
- Vin D TL] . _ [ I V i n D T] 
. - Lovg - 2 L 
Where 
2 L 
D .---
Vin T [
Ve ] 
- - I 
Rs Lovg 
Lmax Rs 
Current mode Duty eye l_e contro I 
functio~ for contl.nuous conduction 
Figure 44 - Duty Cycle tci Current Mode Control. 
Al-1 the models discussed up to this point have all 
been duty cycle controlled, but current mode control can 
easily be added by noting that current ·mode control is 
simply a meth6d of varying duty cycle to achieve a de~ired 
pe~k inductor current. If one defines current mode 
control as an input tb the system Vc/R~ which sets the 
peak inductor current to !max by varying the duty cycle 
then one can derive a function D(Imax) to describe current 
mode contra.l. To acco~~lish this, the previously derived 
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inductor current equations for the. boost converter need to 
be modified to iri~lude I~ax· Imax· is simply the inductor 
current function IL(t) evaluated ·at the switch turn off 
point DT (Figure 44F). The a~erage inductor output 
current lout-, the average inductor current ILavg, and Imax 
are combined to yield the function in figure 44H which is 
duty cycle as a function of Vin, Imax, and ILavg· 
Tmplem~ntation of this function in the form of a. model is 
showri in figure 45 where the duty cycle generator Vo from 
the duty cycle model in figure 38 has been repLaced by a 
tjependent source En whose voltage is dependent on the 
equation is. figure 44H. A similar argument could be used 
to add slope compensation t9 this model since slope 
compensation is merely changing the current set point as a 
function of duty cycle. 
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VIL 
RLS Li 0 C3) 
C2) + 
C 1> 
+ C 4 > 
+ 
VIN E1 
( 9, (10) 
ED R2 DUTY + i CYCLE 
GEN. V22.. D + 
IO l 
C20l Rs C21 > CURRENT 
CONTROL + 
+ PORT 
Ve 
V2 
IO l ov 
l D > 
i 
CS) Ci t 
i Fi RLDAD VdJT 
FIL 
IVIL 
RESR 
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Figure 45 - Spice Model of a Continuous Current Mode 
Controlled Boost Regulator. 
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Integrating Discontinuous and Continuous Mode Models 
As previously discussed, the continuous model and the 
discontinuous model are separate; forcing the user to take 
note of the mode in which the converter is in before a 
simulation can be initiated. A model which implements 
both the discontinuous and continuous mode models by 
switching between the two .model topologies is shown in 
figure 46.1 Mode switching is implemented in the· model by 
.using "ideal" diodes. to change the model topology between 
the, two equiv~lent circuits (An ideal diode i~ modeled by 
decreasing the emission coefficient to near z~ro in the 
spice diode model statement). 
1 Spice modeling for switching power converters with 
crossover between continuous and discontinuous conduction 
modes [15]. 
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(A) 
2 
Voutd(Vin,D) ·- Vint Vin + 4 
Output voltage calculated 
for the di~coritrnuou~ cos 
as a function of 1nput 
voltag~ 6nd duty cycle 
(8) 
(C) 
(D) 
(E) 
(F) 
2 
Voutc(Vin,D) 
Vin 
1 - D 
Output vottage calculated for the continuous 
case as a function of input voltag~ and duty 
~ycle. 
Average inductor current 1n discontinuous mode 
llcont(D,V.in,Vout) ·[ Vout ] 
•= R (1 - D) 
2 
lodi~(D,Vin,Vout) Vin 
T 
Average induct~r cur~ent 1n 
continuous mode 
OGtput curr~nt in 
d"iscontin~ous mbde 
2 L (Vout 
locont(D, i"in) := I in (1 - D) 
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Figure 47 - Discontinuous vs Continuous Operation. 
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Figure 48 - Discontinuous vs Continuous Operation. 
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Equations describing the different switch terminal 
conditions which must be emulated by the .model are defined 
in figure 47. From the previous models, it is evident 
that the inductor-switch node must see a current source 
with the dependency described by equation 47C when in 
discontinuous mode, and a voltage source with the 
dependency describeq by equation 47B when in continuous 
mode. The switch ouput is modeled-by a current source in 
both cases but the sdurce dependencies are different 
between ~odes (See figure 47E and 47F). 
switching between the two models is. done by noting 
that the input current computed by the discontinuous mode 
model is less than that computed by the continuous mode 
model for continuous operation while the output voltage 
computed by the discontinuous· mode formula is greater than 
that computed by the continuous mode formula when in 
.discontinuous mode. Dependent source HCONT, and diode Dl 
generates the average inductor voltage according to the 
continuous mode model such that the dependent source can 
only sink current from the inductor at node 11. A current 
calculated from the discontinuous mode model is pulled 
from node 11 by dependent current source FIDIS. I£ the 
regulator is in continuous mode; the input current is more 
than the disbontinuous model predicts via dependent source 
.FIDIS so current flows into HCONT through Dl to make up 
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the difference (Essentially a voltage source· in parallel 
with a current source). If the regulator is in 
discontinuous mode the output voltage of the 're~ulator 
rises above that of ·the continuous case which causes 
dependent source HCONT to rise above. Vin and turn off 
diode Dl leaving the. inductor current as that produced by 
discontinuous model source FIDIS. 
output current is modeled. in both modes by ~ependent 
source FIOUT which monitors the current in independent 
source VB. Source V8 and diodes D10 and Dll form a 
circuit which steers the lesser of the two currents FCONT 
or (GDISl + FERR) through source V8. Source GDISl 
produces the output current according to the discontinuous 
model described by equation 4 7E wh:ile s.ource FCONTl 
produces a current according ·to the· continuous mod~l 
equation 47F. When in discontinuous mode the current 
predicted by GDIS1 is always less than that predicted by 
FCONT so the model should pick the lesser of the two when 
in dis~ontinuous mode. However the opposite is true in 
continuous mode.. When in continuous mode the current 
produced by GDIS1 is less than that produced by FCONT so 
we need to pick the larger of the two in continuous mode. 
switching is accomplished by detecting which mode the 
converter is in by monitoring the current in the 
continuous mode input source HCONT. If there is no 
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current flow in HCONT, signifying discontinuous ~ode, then 
the circuit takes the lesser of the two currents generated 
by GDIS1 and FCONT. If there is current flow in HCONT, an 
erro.r current is generated by FERR which is dependent .on 
the current flowing in HCONT. . The error cur.re·nt is added 
tb source GDIS1 to make the sum of the two greater than 
FCONT .causing FCONT to flow through source VB. 
Because this is a behavioral model certain 
restrictions need to be applied to it to prevent the 
occurrence of illegal conditions whiqh can mathemati~ally 
occur in the model but can not occur in a physical 
circuit. Some of these conditions are negative duty 
cycle, negative output voltage, duty cycles greater than 
unity, and Vout < Vin. Sources VllA, VllB, VDLIM, ELIM, 
and diodes D7, 9, 4 all serve to prevent such occurrences. 
To safeguard against convergence problems 1 gigohm 
resistors are placed in parall~l with current sources 
which do not have a DC load path. 
Design of a Boost Converter With the Aid of Pspice 
To verify the hybrid converter computer model a 
sample ·design using the linear technologies LT..;1070 boost 
converter was undertaken and 'the feedback loop stability 
was analyzed. A continuous conduction current mode boost 
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regulator with a duty cycle greater than 50% was chosen 
because according to the lite~ature it is the most 
difficult configuration to compensate due to a right half 
plane zero in the response. 
A supply with the following specifications was 
desired: 
Input Voltage Vin= 5V +/-lV 
output Voltage Vout - 15V 
Maximum output current Ioutmax - 300mA. 
Nominal output current Ioutnom - lOOmA 
Minimum output current .060mA 
Maximum output ripple Vriprms= lOOmVp-p 
Frequency of. operation 40KHZ ( fixed by controller 
choice) 
Current mode control. 
Figur~ 49 - Converter Design Specifications. 
Design of the converter sta·rted with determining the 
inductance which has the following influences on the 
design. 
1) L determines the peak inductor current ripple -and 
consequently the peak switch current. The peak 
switch current coupled with the inductance determines 
the maximum power output of the supply. 
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2) The LT1070 ha~ curr~nt mode control built in with a 
fixed amount of slope compensation to ~ake the 
regulator stable for duty cycles ·beyond 50%. Since 
the slope compensation is not user adjustable, its 
presence imparts a maximum inductor current 
discharging slope and consequently a minimum 
inductance limit below which. subharmonic oscillations 
will occur. 
3) Also limiting the minimum inductance is ·the desire to 
stay in continuous conduction mode for the specified 
load variations. 
4) Increasing inductance reduces the supplies ~bility to 
respond to changing load conditions due to the stored 
energy in the inductor. It is advantageous to keep 
the inductance low to optimiz~ the transient 
response. 
Iri an effort to convey the design philosophy used 
figures 50 and 51 were created to show the dalculations· 
and tradeoffs used to obtain the final design. 
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Des_i.red output 
Voltage 
Input 
Voltage Range 
Clock Period Output 
current range 
-6 
Vout . 15 V Vin : = 5 V 
Vmax' . - 6 V 
Vmi n : = 4 V 
T . 25 10 S I omax· : = 0. 300 A 
I onom : = ·o . 1 00 A 
I om i n : = ; 0 6 A 
Reference 
voltage 
Dn(Vin) . 
DC_goin 
-
·-
Vref .- 1.244 V Slope 
Compe·nsat ion 
5 
Vin 
1 -
Vout 
[Vout] 
Vref 
Dn(Vin) = 0.667 
Dn(Vmax) = 0.6 
Dn(Vmin) = 0.733 
DC_gain = 12.058 
M .- 2 10 Amps/sec 
Compute duty eye I e required to 
obtain ciutput voltage Vout for 
range of Vin. 
Gain required to brini 
reference vo I tage up to 
output vo I tage. 
Choose RFB1 keeping in mind that bias current of error amp introduces an 
error voltage across the para I lel combination. 
5 RFB1 3 
RFB1 10 ohms RFB2 . RFB2 ·= 9.043 10 ohms 
DC_ga in -· 1 
Calculate the m1n1mum inductance required for stabi I ity with slope 
compensation. 
Lmin 
.-5 
Lmin = 3.5 10 H 
Compute Cr it i ca I Inductance in henr"ys at m In I mum output 
current lomin maximum input voltage. 
D . Dn(V~ax) D ~ 0.6 
(1 - D) D T Vin 
Lcrit . -4 -6 
2 lomin Lcrit = 2.5 10 H L := 280 10 H 
Critical inductance Is bigger than Lm in so set inductor to 
near-est standard v.a I ue dbove Lcr it. 
Figure 50 - Design Equations Part 1. 
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For the chosen value of L compute the Inductor V - Vinin 
current parameters 1n Amps at maximum output D - On(V) 
current m1n1mum output current. 
lpp(D,Vin) 
Peak to Peak lnduct6, current. 
lpp(D,V) = 0.262 A 
lavg(lout,D) 
Average Inductor eu~rent. 
lavg(lomax,D) = 1.125 A 
I pk ( I out, D, V i.n) 
[
I out 
1 - D 
+ lpp(D,Yin)] 
2 
Peak lndyctor current. 
lpk(l6ma~.D.V) = 1 .256 A 
Im.in( lout-,D,_Vin) 
Minimum Inductor cu~rent. 
(lpk(lout,D,Vin) - lpp(D,Vin)) lmin( lomax,D,V) ~ 0.994 A 
Choose output capoc i-tor based on r ipp I e f ,om es, and charge exchange. 
Ripple f,om 
charge exchange 
V,c := .050 V 
Ripple f,om 
ESR 
Ves, := ,05 V 
lout D T 
C(D, lout·) Ce s ,( I out , D ; V i n) 
Vrc 
Wo,st case component va!ues 
-4 
Ves, 
lpk ( I C?U t, D, Vin) 
C(Dn(Vmin),lomax) = 1.1 10 F Ces,(lomax,Dn(Vmin),Vmin) - 0.04 
Nominal case component values 
-5 
C(Dn(Vin), lonom) = 3.333 10 F Ces,(lonom,Dn(Vin),Vin) = 0.111 
Since a 100UF cdpocitor with an es,· of .100 is the best which 1s 
ova i I ab I e it is necessary to ,eco I cu I ate the impact· of this on 
total ,ipple. If fu,ther imp,ovement is needed then an adioional 
ouptu fi lte, or an ,. . 1 nc rease 1.n inductance is req~ired. 
-6 
Choose C : = 1 00 10: F and Cesr . 100 ohms 
lout D T 
V,ip( lout,D,Vin) + Cesr lpk(lbut,D,Vin) Tota I , i pp I e 
C 
V~ip(lomax,Dn(Vmin),Vmin) = 0.181 V Wo,·st case 
Vrip(ionom,Dn(Vin),Vin) = 0.062 V Nominal 
Figure 51 - Design Equations Part 2. 
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ohms 
ohms 
For the design case chosen the duty cycle range was 
determined and then the critical inductance was 
c.alculated. N~xt the minim~m inductance required to k.eep 
the regulator f~ee from subharmonic instability with the 
internally fixed slope compensation of the LT1070 was 
calculated. In this case, the critical inductance proved 
to be the limiting factor for ·minimum inductance so the 
inductor was chosen to be a standard value slightly above 
the critical inductance. The inductor current parameters 
Imax, Imin, and Ipp were calculated at the worst case 
condition of minimum duty cycle with maximum load current, 
and were compared to the peak switch current specification 
of the LT107·0 and the saturation current spec of the 
inductor. 
Deter~ining the output filter capacitor bapacitance, 
voltage rating, and equivalent series resistance (ESR) at 
:the· frequency of the clock was done with output ripple as 
the primary concern. Output ripple is caused by the peak 
to peak inductor current generating an -IR drop across the 
ESR of the output capacitor; and by discharge of the 
output capacitor during the inductor charging period, or 
addition of charge during the inductor discharge period. 
As· a first ~pproximation, half the ripple was desighated 
to be ESR induced~ and half charge exchange induced. 
Maximum ripple voltage occurs at minimum input voltage 
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with maximum output current, so the component values were 
initially calculated at this point. This yielded a rather 
stringent requirement on the ESR, so a compromise 
described in figure 51 was made to allow capacitor with an 
ESR of o .10 ohms to be used. Tpe ripple current rating of· 
the capacitor was then ch~cked to ·verify that it was less 
than the peak to peak inductor current. 
To .adapt the model in figure 46 to the LT1070, 
information regarding ~lqpe compensation, error amplifier 
topology 1 currertt mode control implementation, and DC 
reference implementation were obtained or infer~ed from 
the LT1070 data sheet. The data sheet re·fers· to error 
amplifier with a transconductance GMEA, open loop gain AV, 
and :a single pole high frequency roll-off shown in a gain-
phase plot. From this a model which implements this 
behavior was implemented as shown in figure 52 where 
feedback loop compensation has been added by the series RC 
network. RCMP and CCMP which generates a zero and a pole 
described .in figure 52D in the error amplifier response. 
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EXERNAL 
FEEDBACK 
DIVIDER 
(72) 
OUTPUT 
SENSE 
PORT 
RF81 
RF82 
DC REFERENCE 
ERROR 
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- INPUT 
(56) 
ro. 0044 J. L V 'o7.r;s j 
SECTION. c 57 r ...--------. ERROR 
AMP 
VREF 
1. 244V 
• + INPUT 
RREF 
1K 
ZERO-POLE 
COMPENSATION 
NETWORK 
REA 
182K 
( 0 ) 
(60) 
CEA 
3PF 
REA SETS OPEN 
LOOP GAIN. 
CEA - REA SETS 
OPEN LOOP 
POLE LOCATION . 
(62) 
CCMP 
- From the output of the supply. 
ERROR AMP 
OUTPUT 
C"61) 
EEA. 
V6'J.O 
TO CURRENT 
CONTROL. 
PORT 
¢ Node 72 
¢ Node 61 
¢ Vref 
- Error amp output to the curr~nt control port VC. 
(A) 
(B) 
(C) 
- The internal voltage reference. 
Error Amp 
Transconductance 
-6 
GEA := 4400 10 ~hos 
Error Amp 
Gain 
.AV := 800 
[
AV"] ;5 REA := ~ REA= 1 .82 10 
GEA 
p 3.00000 
CEA . ~ [~ 
-12 
CEA = 2.92 10 
Error a~p ouput resistance iri 
ohms calculated from data 
sheet .GEA and AV 
Model Error amp pole at P 
hertz ~ith capa~itor CE~ 
calculated from phase gain 
plot f~om data sheet. 
(D) Z~ro Pole co~pensation network forms a poJe zero dependent. on 
external components CCMP and RCMP and interna~ output resistance· REA, 
P9le 
Pbga in 
l REA) CCMPJ 
[
RCMP REA GEA] 
RCMP + REA 
Zero 
Figure 52 - Calculation of Error Amplifier Model 
Parameters. 
80 
The current control signal port and the current mode 
sensing mechanism of the LT-1070 are slightly different 
than originally discussed in the current mode boost model. 
Potential across the current sense resistor is- amplified 
by a factor of six so the resistor Rs in the model is 
entered in as 6 times its actual value in the block 
diagram of the LT-1070. 
The final model of the LT1070 with all the parameters 
calculated, the error amplifier added, apd the nominal 
output load added is. shown in figures 52 and 53. To check 
the model a simulation of Vout, Iin, lout, D, and 
(Iout/(1-D)) versus Ve into a fixed load was run and 
checked to make sure that the numbers seemed reasonable 
(Figure 54) (Note that (Iout/(1-D)) and Iin track each 
other as they ,should). Next the feedback loop was closed 
and the DC bias point was calculated to find the nominal 
values of duty cycle and Ve for the purpose of double· 
checking them against the dasign points. The duty cycle 
came out to 66% as expected with the model in continuous 
mode. 
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Figure 54 - DC simulation of Finished Circuit. 
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REA CEA 
182K 3PF 
( 0 ) 
REA SETS OPEN 
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CEA - REA SETS 
OPEN LOOP 
POLE LOCATION . 
162) 
CCMP 
¢ Current source IT is used to inject the test signal. 
ERROR Af'P 
OJTPUT 
< 61) 
• EEA 
Vso.o 
TD QJRRENT 
CCNTRO.... 
PORT 
¢ RBP and CBP open the feedback loop for the frequencies of 
interest. 
Figure 55 - Error Amplifier Model for Phase and Gain 
Simulations. 
Simulation of the locip gain and phase requires the 
feedback loop to be open for the frequencies of interest. 
Modific~tions to the model were made to severely attenuate 
the AC components of the feedback while still passing the 
DC portion of the feedback signal making it possible for 
pspice to converge on the correct bias point. A test 
signal to evaluate the loop gain and phase was inject~d by 
current source IT at the inverting input of the error amp 
as shown in figure 55. The error amp compensation network 
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was disconnected to remove any compensation and the gain 
and phase of the regulator for the nominal load condition 
of RL=150 ohms was simulated. ·From ·the gain and phase 
plot the location of the compensation pole and zero was 
determined using the method described ·below. 
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I 
Boost converter model of LT1070 No COfll)ensation RL=150 Vin=5 
Date/Time run: 04/25/91 08:02:23 Temperature: 27.0 
10K --------- ----------+----------+----------+----------+----------+----------+ 
I 
I 
I 
I 
I 
I 
100+ t 
t 
I 
I 
I 
1 Om+----------+----------+----------+----------+----------+--------- ----------+ 
1 Ornh 1 OOrnh 1. Oh 1 Oh lOOh 1. OKh 1 OKh 1 OOKh 
a v(72)/v(68) • v(56)/v(101) o v(68)/v(101) • 1 , pwr(10, log10(81/frequency)) 
, pwr(lO, log10(810/frequency)) 
Frequency 
¢ RCMP and CCMP disconnected 
¢ Node 56 - Feedback divider (cut point) 
¢ Node 68 - Current control port Ve ( Error amp out) 
¢ Node 72 - Supply output V0 ut 
¢ Node 101 - Error amp - input 
Figure 56 - 150 ohm Load Gain Plot With No Compensation. 
86 
. Boost converter roode I of L T1070 No COlJl>ensati on RL = 150 Vi n=5 . Date/Time run: 04/25/91 08:02:23 Temperature: 27.0 
200 +---------+---------+---------+---------+---------+----·-----+---------+ I 
I 
I 
I 
100+ 
I 
I 
I 
I 
-0-ttt-~~-----a---~------s.-........._: 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
-100t 
+ 
I 
t 
t I I I I I I I I I I I I I I I I I I I I 
-200+ + +-------~-+----- -~ ---+-------- -+-·~- ------+---------+---------+----------+ 1 Ornh 1 OOrnh 1. Oh 1 Oh 1 OOh 1 .OKh 1 OKh 1 OOKh 
a vp(72)-vp(68) • vp(56)-vp(101) o vp(68)-vp(101) • vp(56)-vp(101)-90 , 135 , 45 
Frequency 
C Node _56 - Feedback divider (cut point) 
C Node 68 - Current control port( Error amp- out) 
C Node 72 - Supply output· 
C Node 101 - Error amp - input 
Figure 57 - 150 ohm Load Phase Plot With No Compensation. 
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Compe~sation of the regulator was approached by a 
graphical method using the previotis plots to compensate 
the error amplifier to yield a design goal of 45 degrees 
of ph~se margin for the regulator-error amplifier cascade. 
To accomplish this, the frequency at which there is a 135 
degrees (90 + 45) of phase margin ~as located on the phase 
plot in figure 57 and transferred to the gain plot unity 
gain line in figur~ 56. If this frequency were to be used 
to implement a single dominate pole compensation network 
the unity gain crossing point would have 45 degrees of 
phase margin. To find the location of the dominate pole, 
the unity gain point is extended upward at a slope of 
negative one decade in gain per decade in frequency to 
where it crosses the gain of the error amp - regulator 
cascade. The intersection point is the location of 
dominate pole pl which would provide a. stable closed loop 
system. Since we are using a zero-pole compensating 
network, we can assume that a factor of ten improvement in 
unity gain c;:ut off frequency can be obtained over the 
dominat~ pole network scheme due the phase lead of the 
zero. The pole pl was moved a factor of ten higher to 
location p2 to reflect the use .of such a scheme. 
With the pole located, the location of the zero needs 
to be determined. The zer9 should .be located at as low a 
frequency as possible to maintain the loop gain .but not so 
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low that the unity gain cross over point is raised to 
where the system becomes unstable. 
~ram figures 56 and 57 to be lOOHz~ 
This point is chosen 
(A) 
(B) 
(C) 
Er,o, Amp 
Transconductance 
-'6 
GEA := 4400 10 mhos 
E,,o·, Amp 
Goin 
AV : = 800 
5 
REA , ~ [::A] REA - 1 . 82 10 
P ·= 300000 
CEA 
-12 
CEA = ·2.92 10 
E,,or. amp ouput ,esistonce 1n 
ohms calculated f,om data 
sheet GEA and AV 
Model E,~o, amp pole ct P 
he,tz with copocito, CEA 
ccilculated f,om phcse gain 
plot f,om data sheet. 
(D) Ze,o Pole compensation netwo,k fo,ms .a ze,o pole depend~nt on 
exte,no I components CCMP and RCMP 9nd i nte,no I output ,es i stone~ REA. 
Ze,o - 100 Pole - .25 RCMP . - 0 RCMP<<<REA 
CCMP - [2 PolJ RCMP - [2 CCMP] . (RCMP + REA)' ( Ze ,o) 
-6 2 
[RCMP REA GEA] CCMP = 3. 5. 10 RCMP 4.55 10 
Pbga in 
RCMP + REA Pbgoin = 2 
Figure 58 - Calculation of Component. Val~es to Obtain 
Desired Pole Zero Location. 
The calculation of the component values to set pole 
and zero is carried out in figure 58. To check the pole~ 
zero location the calculated value of REA and CEA were 
entered into the model and the gain and· phase were again 
plotted. rt was observed that the phase margin was 70 
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degrees so the pole was move up to raise the cut off 
frequency and reduce the phase margin. 
A check of the regulator compensation for the n_ew 
pole location was accomplished by sim1,1lating the gairi and 
phase for all four combinations of load and input voltage 
(See figures 60 - 65}. From th~se plots i~ can bee see 
that the phase margin is the worst for minimum input 
voltage maximum load but all cases fall within the design 
goal of 45 degrees. 
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Boost converter model of LT1070 455&3.15 compensation RL=150 Vin=5 
Date/Time run: 04/28/91 19:06:09 Temperature: 27.0 
1 OOK +----------+-----------+-----------+--. --· -----+-----------+-----------+-----------+ I . 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
10 + 
I 
I 
I 
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. I 
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I 
I 
I 
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I 
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I 1 .. Om+- - · - -- -- --+-- - - - - - - ---+--- - - - - - --+----- -----+-----------+--- - -- -- . -+--- - -- - - --+ 
1 Omh 1 OOmh 1 . Oh 1 Oh 1 OOh ·1 . OKh ·1 OKh 1 OOKh 
c v(72)/v(68) • v(56)/v( 101) • v(68)/v( 101) • 1 
Frequency 
Boost converter model of LT1070 455&3. 15 compensation RL=150 Vin=S 
Date/Ti me run: 04/28/91 19: 06: 09 Temperature: 27. 0 
2 00 t ----------t- - - - - - - - - - -+ - - - - - - - - - -+ - - - - - - - - - -t- - - - - - - - - - -+ - - - - - . - - - -+ - - - - - - - - - -t 
I 
I 
I 
I 
I 
I 
I 
100+ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
-100 + 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
-200+ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
+ I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
t 
I 
I 
I 
I 
I 
I 
I 
I 
I 
+ I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
+ I 
I 
I I 
I I 
-250 +----------+------ . ----+---- - -----+----------+-----------+----- -----+----------+ 
1 Omh 1 OOmh 1 . Oh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh . 
cvp(72)-vp(68) •vp(56)-vp(101) •vp(68)-vp(101) •45 
Frequency 
Figure 59 - Gain and Phase for Initial Pole Location. 
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Boost converter model of LT1070 700&2u compensation RL=150 Vin=5 
Date/Time run: 04/25/91 08:34:35 Temperature: 27.0 
1 OK+------ - - - -+------ - -- --+- -- ------·---t- · - - -- -- - --+- - -·-·- - - · - --+- - - - - - - ----+- - - - - ---- ---t-· 
I 
I 
I 
I 
I 
I 
I 
I 
I 
100-t 
-t 
1 Om+-----------+--.----.---+-- .--------+--. ------ ·-t-·----------t--------·---.--t-----.---·---t-
10mh 100mh 1 .Oh 10h 100h 1 .OKh 10Kh 100Kh 
c v(72)/v(68) • v(56)/v( 101) • v(68)/v( 101) • 1 · 
Frequency 
Boost converter model of LTJ070 700&2u compensation RL=150 ·vin=5 
Date/Time run: 04/25/91 · 08:34:35 Temperature: 27·.0 
200 +- - -- - . - - - --t-- - - - - - - - --t- - - -·- - -- - --+- - --- -- - - ----+- - -- - - -- - --t- - - - - - - - - ---t- - -·- - -· - - --+ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
100+ 
0 +-------------------
' I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
-100t 
+ I 
I 
.I 
I 
I 
I 
I 
I 
I 
I 
+ 
t 
~2.00 +·- -.-- -,- - .- ---t-.- -- - -- - - --t- - - ----- ---+- - - - -- - ----+-- -.-,- -- -- --t- -.- - ....,- -,--- - - - - -- - ---t-
10mh 100mh 1 .Oh 10h 100h 1 .OKh 10Kh 100Kh 
-cvp(.72)-'-vp(68) •vp(56)-vp(101) •vp(68)-vp(101) •45 
Frequency 
Figure 60 - Gain and Phase for Pole Moved to 0.45 Hz. 
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Boost converter model of LT1070 700&2v compensation RL=50 Vin=S 
Date/Time run: 04/25/91 08:46:09 Temperature: 27,0 
1 OK + - - -- - - - - - -+- - - - - - - - --+ - - - ______ -+- ________ -+ _________ -+- _____ -·- ... -+- _______ ·- _-+ 
I . 
I 
I 
I 
I 
I 
I 
I 
I 
I 
100+ t 
+ I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 Om+ · --- -.- - ---+--- - -- - - --+------ - - --+------ - - . -+----- - - - --+------ - . - -:+------- - - -.-+ 
1 Omh 1 OOmh 1 . Oh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh 
c v(72)/v(68) • v(56)/v( 101) • v(68.)/v( 101) ~ 1 
Frequency 
Boost converter model of LT1070 700&2u compensotioM RL=50 Vin=5 
Date/Ti~e run: 04/25/91 08:46:09 Temperat~re: 27.0 
200·+- --- - - - - --+-- - - - - - - --+- --- -- - - --+-,- -.-- --- --+- --,--------+------ __ -·-+-:... ______ --+ 
I · I 
I I 
I 
I 
I 
I 
I 
I 
I 
I 
100+ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
t 
0 t 
-100 t t 
-200 +-----.. - ---+---- -. ----+-·----.---·---+--- · ------+----------+ . ---- ----+---.---- - --+ 
1 Omh 1 OOmh 1 . Oh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh 
c V p ( 7 2 ) - V p ( 6 8 ) a vp ( 5 6 ) - V p ( 1 Q 1 ) • V p ( 6 8 )- V p ( l Q 1 ) • 4 5 
Frequency 
RLoad 50 ohms, Vin=5VDC 
Figure 61 - 50 ohm Load Gain and Phase for Nominal Input. 
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Boost conv~rter model of LT1070 700&2u .compensation RL=50 Vin=4 
Date/Ti.me run: 04/26/91 21 : 08: 45 Temper·ature: 27. O 
1 OK+----- - -·- -+----- ----+----------+----------+·-------~-+-- _ ------+-·-- ______ --+ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
100+ t 
1 Om+-·--- - - - - . -t- .-- - - -- ---t-- --- -- - --+·- - --- -- ---+---- -----+- - - - ------t-- - - - --.- --+ 
1 Omh 1 OOmh 1 . Oh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh 
6 v(72)/v(68) • v(56)/v(101) • v(68)/v(101) • 1 
· Frequency 
Boost converter model of LT1070 700&2u compensation RL=50 Vin~4 
Oate/T i me run: 04/26/91 21 : 08: 45 Temperature: 27 .. 0 
200 t-- -- ------t---- - - - - - --t-- --- - - ----t------- -- --t- - ·. ---- ----+- - - -------t--- - - --·. --1-
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I 
I 
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I 
I 
I 
I 
I 
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I 
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I 
t 
I 
I 
I 
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I 
I 
I 
I 
I 
+ I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
+ I 
I 
I I 
I . I 
-250 +- --- - - - - --t---- - - - - - --t--- - - - - -- --+- - -·-- - -- --+- -- - - -----+- - - - ------t- - - - - -- - - --t-
10mh 100mh 1.0h 10h 100h l.OKh 10Kh 100Kh 
cvp(72)-vp(68) •vp(56)-vp(101) •vp(68)-vp(101) •45 
Frequency 
RLoad = 50 ohms, Vin=4VDC 
Figure 62 - 50 ohm Load Gain and Phase for Minimum Input. 
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0 
. . Boost converter model of LT1070 700&2u compensation RL=50 Vin=6 Date/Ttme run: 04/26/91 21:09:~4 Temperature: 27.0 
1 ·oK +------- - --+- -- - --- ---+- --- - - - ---+- - - --- - ---+--- - - -- - --+- - --- - -- --+--- --- - - --+ I 
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1 Om + - - - - - - - - - -+ - - - - - - - - - -+ - - - - - - - - - -+ - - - - - - - - - -+ - -- - - - - - - -+ - - - - - - - - - -+ - - - - - - - - - -+ 1 Omh 1 OOmh 1 . Oh 1 Oh 100h 1 . OKh 1 OKh 1 OOKh 
c v(72)/v(68) • v(56)/v(101) • v(68)/v(10·1) • 1 
Fr-equency 
Boost converter model of LT1070 700&2u compensation RL=50 Vin=6 Date/Time run: 04/26/91 21 :09:54 Temperature: 27.0 
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-250 +----·-- ----+--- · ------+----------+----------+------- ·--+- · --------+----------+ 1 Omh · 1 OOmh t. Oh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh 
c vp(72)-vp(68) • vp(56)-vp(101) • vp(68)-vp(10l} • 45 
Frequency 
RLoad = 50 ohms, Vin=6VDC 
Figure 63 - 50 ohm Load Gain and Phase for Maximum Input. 
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. Boost converter model of LT1070 700&2u compensation RL=150 Vin=4 Date/Time run: 04/26/91 21:11:03 Temperature: 27.0 1 OK+- - -- - - - - --+- - ----- ---+- ---- -----+- - ----- ---+- --.--·- -- -+--- - - - ---+- - - - -- - - -+ I 
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-250 +- - --- --- --+-- - - --- - - --+- -- - ---- - --+- - ----·-- - -.-:+---- - . - - - -+- - - . - - - - --+---- - --·- - - -+ 1 Omh 1 OOmh 1 . Oh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh avp(72)-vp(68) .vp(56)-vp(101) •vp(68)-vp(l01) •45 · Frequency 
RLoad = 150 ohms, Vin=4VDC 
Figure 64 - 150 ohm Load Gain and Phase for Minimum Input. 
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_ Boost converter model of LT1070 700&2u compensation RL=150 Vin=6 
Date/Time run: 04/26/91 21:12:13 Temperature: 27.0 
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Boost converter model of LT1070 700&2u compensation RL=150 Vin=6 
Date/Time run: 04/26/91 21:12:13 Temperature: 27.0 
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-250 +---- -- - - --+- - - - -- - - --+- -- - - - - ---+-- --- -- · --+-· · --- -- - --+.- ---.- - - - --+- - ---- - - --+ 
1 Omh 1 OOmh LOh 1 Oh 1 OOh 1 . OKh 1 OKh 1 OOKh 
c vp(72)-vp(68) Ii vp(56)~vp( 101) • vp.(68)-vp(101) • 45 · 
· Frequency 
RLoad = 150 ohms, Vin=6VDC 
Figure 65 - 150 ohm Load Gain and Phase for Maximum Input. 
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IN 
Li 
280U 
Di 5 
VIN iN5822 
4 
+ vsw 
Ci U1 + LT1070 100U 2 
F8 
GND vc 
3 1 
GND 
¢ Ll 280U Puls~ engineerihg 9210£ 
¢ Cl, 2 lOOU SOV Panasonic type HF /HFU 
¢ RFB2 9.043K 1% .125W MF resistor 
¢ RFBl ldOK 1% .125W MF resistor 
¢ RCMP 700 1% .125W MF resistor 
¢ Dl 1N5822 Schottky diode 
¢ Ul LT1070CT Linear Technology Corp. 
VOUT 
RFB1 C2 100K 100U 
RFB2 
9. 043K 
GND· 
Figure 66 - Prototype Circuit With Component Values. 
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I 
VIN 
FRa-1 5V 
501...RCE 
GNU 
+ 
Ci 
iOOU 
5 
VIN 
Li 
280U 
Di 
iN5822 
TD SCOPE 
De 
VUJT 
vsw t,-.:4---+-~---------------~-----...----
Ui 
LTi070 
3 
e FB t-----
CCMP j 
2U Ve 
RCMP 
700 
PLLSE 
CBERATDR 
C2 
100U 
RF82 
9.043< 
RT1 
100 
RT2 
100 
RFBi 
100K 
RLDAD2 
75 
IRF140 
RT3 
iOOK 
GND 
RLDAD1 
150 
Figure 67 - Variable Load Test Circuit. 
Design Verification 
To check the model accuracy, the circuit was 
constructed per the schematic in figure 66. Altllough 
when powered up, the circuit appeared to be stable, the 
stability was further scrutinized by pulsing the- output 
current between maximum output current Imax and the 
nominal output current Inom, while monitoring the output 
for sustained ringing (See figure 67 for the test setup 
and figure 68 for output waveforms). The circuit was 
found to be stable as pr~dicted by the simulations. 
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~---- ---- ---- ---- ---- ____ L.. ____ ---- ---- ---- ---· ----~---- ---- ---- ---- ---- --- .. i.-----~----
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DUTP UT 
ST A TU S SET UP DEB UG r ~AH ISM I T 
~---- ---- ---- ---- ---- _____ .... ____ ----
---- ---- ----· _____ ._, ____ ---- ---- ---- ___ , _____
_ .,_ ____ ~---.-
rEK ~440 TU~ APR 23 14:09:3~ 1961 
CHl - Vout (DC coupled) 
CH2 - Gate drive to IRF140 MFET (High= 50 ohm load). 
~---- --~- ---- ---- ~--- _____ .... ____ ---- ---
- ---- ---- -----~---- ---- ---- ---- ---- ---
-· .. i.-----~----
:Hl lU "' A 2~s B67~U? :XT2 
:H2 10011LJN 
~---- ---- ---- ---- ---- -----~---- ---- ---- ---- ----
-----~---- ---- ---- ---- ---- ----------~----
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-:~-~- ---- --~,:~-- ---- ---------- --~'~--- ---- ---- ---------~ -=---- ---- ---- ---- ___ \..:-= 
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JUTP UT 
ST A TU S SET UP DEB UG r ~AH SM I T 
~---- ---- ---- ---- ---------------~---- ---- ----·----·-
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.. EK 2440 TU~ APR 23 14: 6:38 1991 
CHl - Vout (AC coupled) 
CH2 - Error amplifier output (VC). 
Figure 68 - Transient Response. 
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Measurement of the open loop gain and phase for the 
pµrpose of checking the pspice model was accomplished 
using the test circuit shown in figure 69. Accurately 
measuring V0 ut in the :presence of the output ripple signal 
proved to be troublesome. A scope with digital averaging 
was utilized to averag~ out signals which were non~ 
synchronous to the input test signal. 
Plots of ·the measured gain and phase are shown in 
figure 70 where it can be seen that the gain and phase 
agree with the simulation for frequencies below 5KHZ, but 
the phase tends to be larger than th~t predicted by the 
model for higher frequencies. Causes of the disagre.em~nt 
in phase are most likely linked to the frequency 
limitations of the sampled data nature of the models as 
discussed in ·the state space averaging ~ection of this 
paper. The model is ideally only usable for frequencies 
up to ·one half the switching frequency, (20KHZ in the case 
of this circuit)· so it is not at ~11 suspicious that the 
phq.se is going awry for frequencies within i octaves of 
the theoretical limit. 
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Conclusion 
We have discussed basic converter topologies and 
their large and small signal behavior. Large signal 
analysis was used to gai~ an understandirtg of the basic 
operatiori of each converter type. State space averaging 
and linearization was introduced as a method of predicting 
small signal behavior of the circuit. Because of the 
laborious tasks required to use· state space averaging and 
linearization, an average topology model was introduced 
using the concepts demonstrated by state space averaging .. 
This non-linear model was linearized through the use of 
Pspice non-linear dependent sources. The Pspice average 
model was verified ·using a sample design of a current mode 
converter~ It was found that the aver~ge model performs 
well as a design tool but tends to predict a phase shift 
less than reality. 
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